Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 6 hours ago

DFT Architect

AMD1,266 open roles

Where
Bangalore, India
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowDFT ArchitectAMD · Bangalore, India

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on AMD's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

8.0% of postings close within 7 days. Measured by our own scanner across the market. AMD postings stay open a median of 38 days.

Share of postings closed within
  1. 1.6%1 day
  2. 3.6%3 days
  3. 8.0%7 days
  4. 15.0%14 days
  5. 34.2%30 days
This job: posted 6 hours ago

AMD median: 38 days open

The posting

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward.

SENIOR SILICON DESIGN ENGINEER - DFT ATPG

Job Summary

As a key member of the AMD Server CPU engineering team, you will play a critical role in ensuring the testability and manufacturing quality of next-generation EPYC Server SoCs. You will be responsible for Structural Design-for-Test (DFT) implementation, Automatic Test Pattern Generation (ATPG), Logic Built-In Self-Test (LBIST), and silicon bring-up support to achieve high-quality product delivery.

Key Responsibilities

  • Collaborate with Architecture teams to understand and define DFT architecture requirements.
  • Work closely with RTL Design teams to ensure compliance with DFT design methodologies, rules, and best practices.
  • Partner with Physical Design teams to implement DFT structures and achieve timing closure for test logic.
  • Develop and execute ATPG strategies for stuck-at, transition, and other fault models using advanced test compression techniques.
  • Generate, simulate, and validate high-quality manufacturing test patterns.
  • Analyze coverage results and drive design enhancements to maximize fault coverage and test quality.
  • Perform debug and root-cause analysis of DFT, ATPG, and LBIST-related issues throughout the design cycle.
  • Collaborate with Product Engineering teams to support manufacturing test program development and qualification.
  • Support silicon bring-up, characterization, yield improvement, and production debug activities.
  • Develop and maintain automation tools, scripts, and flows to improve productivity and test quality.
  • Drive continuous improvements in DFT methodologies, verification strategies, and automation infrastructure.

Required Skills & Experience

  • Strong understanding of DFT architecture, scan design, test compression, ATPG, and LBIST methodologies.
  • Hands-on experience with ATPG tools such as Siemens Tessent (Mentor TK) or equivalent.
  • Experience with scan insertion, fault simulation, coverage analysis, and pattern validation.
  • Good understanding of Static Timing Analysis (STA) and timing closure concepts.
  • Strong debugging and problem-solving skills with the ability to identify and resolve complex design issues.
  • Proficiency in scripting languages such as Perl, Python, Tcl, or Shell.
  • Familiarity with ASIC/SoC development flows and semiconductor manufacturing processes.
  • Excellent communication and collaboration skills with the ability to work effectively in a global cross-functional environment.

Preferred Qualifications

  • Experience with large-scale CPU, GPU, AI, or Server SoC products.
  • Knowledge of MBIST, JTAG, Boundary Scan, IEEE 1500, IJTAG, or related DFT technologies.
  • Experience supporting silicon bring-up, failure analysis, and production ramp activities.
  • Exposure to Emulation, Verification, or Physical Design flows is a plus.

Education

  • B.E./B.Tech., M.E./M.Tech., or equivalent degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field.
  • 5+ years of relevant DFT/ATPG experience for Senior Engineer level.

#LI-AA1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

SENIOR SILICON DESIGN ENGINEER - DFT ATPG

Job Summary

As a key member of the AMD Server CPU engineering team, you will play a critical role in ensuring the testability and manufacturing quality of next-generation EPYC Server SoCs. You will be responsible for Structural Design-for-Test (DFT) implementation, Automatic Test Pattern Generation (ATPG), Logic Built-In Self-Test (LBIST), and silicon bring-up support to achieve high-quality product delivery.

Key Responsibilities

  • Collaborate with Architecture teams to understand and define DFT architecture requirements.
  • Work closely with RTL Design teams to ensure compliance with DFT design methodologies, rules, and best practices.
  • Partner with Physical Design teams to implement DFT structures and achieve timing closure for test logic.
  • Develop and execute ATPG strategies for stuck-at, transition, and other fault models using advanced test compression techniques.
  • Generate, simulate, and validate high-quality manufacturing test patterns.
  • Analyze coverage results and drive design enhancements to maximize fault coverage and test quality.
  • Perform debug and root-cause analysis of DFT, ATPG, and LBIST-related issues throughout the design cycle.
  • Collaborate with Product Engineering teams to support manufacturing test program development and qualification.
  • Support silicon bring-up, characterization, yield improvement, and production debug activities.
  • Develop and maintain automation tools, scripts, and flows to improve productivity and test quality.
  • Drive continuous improvements in DFT methodologies, verification strategies, and automation infrastructure.

Required Skills & Experience

  • Strong understanding of DFT architecture, scan design, test compression, ATPG, and LBIST methodologies.
  • Hands-on experience with ATPG tools such as Siemens Tessent (Mentor TK) or equivalent.
  • Experience with scan insertion, fault simulation, coverage analysis, and pattern validation.
  • Good understanding of Static Timing Analysis (STA) and timing closure concepts.
  • Strong debugging and problem-solving skills with the ability to identify and resolve complex design issues.
  • Proficiency in scripting languages such as Perl, Python, Tcl, or Shell.
  • Familiarity with ASIC/SoC development flows and semiconductor manufacturing processes.
  • Excellent communication and collaboration skills with the ability to work effectively in a global cross-functional environment.

Preferred Qualifications

  • Experience with large-scale CPU, GPU, AI, or Server SoC products.
  • Knowledge of MBIST, JTAG, Boundary Scan, IEEE 1500, IJTAG, or related DFT technologies.
  • Experience supporting silicon bring-up, failure analysis, and production ramp activities.
  • Exposure to Emulation, Verification, or Physical Design flows is a plus.

Education

  • B.E./B.Tech., M.E./M.Tech., or equivalent degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field.
  • 5+ years of relevant DFT/ATPG experience for Senior Engineer level.

#LI-AA1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against AMD's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on AMD's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    AMD's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.