Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 5 hours ago

Sr. Silicon Design Engineer

AMD1,257 open roles

Where
Bangalore, India
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowSr. Silicon Design EngineerAMD · Bangalore, India

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on AMD's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.9% of postings close within 7 days. Measured by our own scanner across the market. AMD postings stay open a median of 38 days.

Share of postings closed within
  1. 1.6%1 day
  2. 3.6%3 days
  3. 7.9%7 days
  4. 14.9%14 days
  5. 34.2%30 days
This job: posted 5 hours ago

AMD median: 38 days open

The posting

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

SENIOR SILICON DESIGN ENGINEER

THE ROLE:

We are looking for a talented individual to join our team in an RTL design role. Our intellectual property (IP) design team creates IP cores for use in high performance AMD products. Our designers work on industry-leading technologies for communications. Your expertise will be deployed in ASIC projects targeting networking, security, storage, and other applications.

THE PERSON:

You are very proficient in Verilog RTL coding, and front-end design flows. You have experience with data networking and communications protocols, ASIC architecture and RTL design, and EDA design processes. You have demonstrated your technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.

You are a team player who has excellent written and verbal communication skills with experience collaborating across multiple design sites and time zones. You have strong analytical and problem-solving skills and enjoy tackling new challenges. You are a self-starter with a desire to learn and an ability to solve complex, novel, and non-recurring problems. You pay attention to details. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.

KEY RESPONSIBILITIES:

  • Develop synthesizable RTL for IP cores targeting advanced technology nodes
  • Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
  • Collaborate directly with IP Architecture, IP Verification, and SoC integration teams
  • Contribute to design specifications for IP cores
  • Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics
  • Work with SoC team and Physical Design (PD) team to meet Power/Performance/Area goals by providing synthesis and timing closure support
  • Support the activities of the Emulation Team
  • Coach and mentor less experienced designers
  • Attend and contribute to regular technical status meetings

PREFERRED EXPERIENCE:

  • 6+ Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
  • Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
  • Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
  • Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
  • Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Experience in modern, complex networking architecture and digital design in general
  • Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
  • Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
  • Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
  • Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

#LI-DB2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

SENIOR SILICON DESIGN ENGINEER

THE ROLE:

We are looking for a talented individual to join our team in an RTL design role. Our intellectual property (IP) design team creates IP cores for use in high performance AMD products. Our designers work on industry-leading technologies for communications. Your expertise will be deployed in ASIC projects targeting networking, security, storage, and other applications.

THE PERSON:

You are very proficient in Verilog RTL coding, and front-end design flows. You have experience with data networking and communications protocols, ASIC architecture and RTL design, and EDA design processes. You have demonstrated your technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.

You are a team player who has excellent written and verbal communication skills with experience collaborating across multiple design sites and time zones. You have strong analytical and problem-solving skills and enjoy tackling new challenges. You are a self-starter with a desire to learn and an ability to solve complex, novel, and non-recurring problems. You pay attention to details. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.

KEY RESPONSIBILITIES:

  • Develop synthesizable RTL for IP cores targeting advanced technology nodes
  • Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
  • Collaborate directly with IP Architecture, IP Verification, and SoC integration teams
  • Contribute to design specifications for IP cores
  • Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics
  • Work with SoC team and Physical Design (PD) team to meet Power/Performance/Area goals by providing synthesis and timing closure support
  • Support the activities of the Emulation Team
  • Coach and mentor less experienced designers
  • Attend and contribute to regular technical status meetings

PREFERRED EXPERIENCE:

  • 6+ Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
  • Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
  • Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
  • Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
  • Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
  • Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
  • Experience in modern, complex networking architecture and digital design in general
  • Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
  • Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
  • Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
  • Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash

ACADEMIC CREDENTIALS:

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

#LI-DB2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against AMD's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on AMD's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    AMD's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.