Skip to content

Open nowPosted 11 days ago

Signal & Power Integrity (SI/PI) Engineer – Advanced Packaging

Cspeed22 open roles

Where
Palo Alto, CA
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowSignal & Power Integrity (SI/PI) Engineer – Advanced PackagingCspeed · Palo Alto, CA
  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Cspeed's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.8% of postings close within 7 days. Measured by our own scanner across the market. Cspeed postings stay open a median of 32 days.

Share of postings closed within
  1. 1.7%1 day
  2. 3.5%3 days
  3. 7.8%7 days
  4. 14.6%14 days
  5. 34.1%30 days
This job: posted 11 days ago

Cspeed median: 32 days open

The posting

CScale is a startup backed by Sutter Hill Ventures and Atreides Capital - headquartered in Palo Alto, CA. Our executive team has a demonstrated track record of building and scaling category-defining semiconductor and infrastructure businesses at companies like Broadcom, Lumentum, Tesla, Apple, Samsung, Intel, and VMware.

CScale is developing next-generation optical semiconductor solutions for the AI infrastructure market, focused on enabling true “scale-up” architectures. Our mission is to replace traditional copper interconnects with advanced fiber-optic technologies that overcome the limitations of existing optics solutions and architectures.

The Role

This position owns the electrical performance of CspeedIO optical engine packages across three areas: signal integrity between the electronic IC and the photonic dies inside the package; signal integrity across the channel between the CspeedIO package and the host ASIC; and power integrity for the package as a whole. This role defines the modeling and measurement approach as much as it applies one.

You will drive the electrical definition of the package architecture rather than validate a design handed to you after floorplan freeze.

Responsibilities

3D EM modeling and correlation

  • Perform 3D EM design and simulation of high-speed interconnects.
  • Model and characterize in-package interconnect between the electronic IC and the photonic dies, including transition structures.
  • Develop and validate test vehicles to characterize next-generation PCB materials, packages, and interconnects.
  • Conduct S-parameter and time-domain measurement to extract channel performance and correlate against simulation.

Channel architecture and standards compliance

  • Perform link-level analysis against advanced high-speed standards, and design package substrate stackups, via structures, breakout regions, and connector transitions to meet IEEE, CEI, and MSA compliance.
  • Define routing constraints, reference plane design, and return path continuity to hold signal degradation within budget.

Power delivery

  • Design and optimize PDNs to meet target impedance, minimize noise coupling, and support fast transient loads for high-speed DSPs and ICs.

Design collaboration and bring-up

  • Work with CMOS design, optical, and packaging teams to converge stack-up, breakout, and routing strategy for high-density designs without sacrificing manufacturability or reliability.
  • Provide SI/PI layout guidelines to package substrate designers, and review placement and routing on high-speed paths and power domains before release.
  • Support bring-up and validation.

Required Qualifications

  • BS or higher in Electrical Engineering, Applied Physics, or a related field, with emphasis on electromagnetics, signal integrity, power integrity, or high-speed digital design.
  • 7+ years of package-level SI/PI analysis experience on high-speed interconnects in optical, networking, or high-performance hardware systems.
  • Hands-on proficiency with 2.5D/3D EM solvers: Ansys HFSS, SiWave, Cadence Sigrity, CST, or Keysight ADS.
  • Command of signal integrity fundamentals, including S-parameter analysis and channel modeling.
  • High-speed differential signal integrity at 224G or similar.
  • Working knowledge of PCB and package substrate stackup design, via modeling, impedance control, and crosstalk mitigation.
  • Working knowledge of power delivery design: decoupling strategy, PDN impedance analysis, and noise mitigation.

Preferred Qualifications

  • Co-packaged optics or interposer-structure package experience.
  • Custom model and workflow development for EM simulation or measurement automation.
  • 2.5D/3D package architecture experience extending beyond interconnect-level SI/PI.
  • 448G signaling, or UCIe or similar die-to-die interfaces
From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Cspeed's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.
  3. We apply on Cspeed's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.
  4. Every reply, sorted

    Cspeed's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.
  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.