Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowFirst seen 5 hours ago

ASIC Package Engineer

Meta1,232 open roles

Where
Sunnyvale, CA; Austin, TX
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowASIC Package EngineerMeta · Sunnyvale, CA; Austin, TX

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Meta's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

11.8% of postings close within 7 days. Measured by our own scanner across the market. Meta postings stay open a median of 35 days.

Share of postings closed within
  1. 2.1%1 day
  2. 4.4%3 days
  3. 11.8%7 days
  4. 18.6%14 days
  5. 35.6%30 days
  6. 45.1%60 days
This job: first seen 5 hours ago

Meta median: 35 days open

The posting

Meta is looking for an experienced ASIC Package Engineer to join its ASIC Packaging team. This role owns the technology development and qualification readiness of the package-to-board attach process for Meta's custom AI/ML and networking silicon — the critical interface where a larger than reticle sized, large-body advanced package meets the motherboard Meta designs. The engineer will lead the development and optimization of package interaction with board attach processes. The Meta Infrastructure team designs, builds, brings up, tests, and integrates custom and general-purpose silicon-based hardware systems that power Meta's platforms, deployed in data centers worldwide. Designs are published through the Open Compute Project Foundation. We are building a deep competency in packaging technology to support the rapid development of custom silicon and to develop scalable packaging solutions that are optimal for our next-generation AI/ML products and system-level performance. As die sizes grow past 3.3x reticle and packages move to lidless/lidded and asymmetric stackups, board technology development for next gen ASIC is very important to achieve desired yield due to challenges with package warpage, thermo-mechanical stresses, and solder-joint reliability. The person in this role serves as the primary packaging expert for package to board technology development, working shoulder-to-shoulder with Product Quality Engineering (PQE), Supplier Quality Engineering (SQE), and module design teams to turn it into a fully qualified, statistically controlled, high-yield manufacturing process.

Responsibilities

  • Own package-to-board interaction technology development for Meta's large-body advanced packages — how the package, substrate, and PCB behave together through assembly and in the field
  • Characterize and mitigate package warpage and coplanarity across the reflow window for large-body and lidless packages
  • Drive board-level reliability (BLR) strategy for ASIC packages in partnership with quality teams — thermal cycling, drop/shock, bend, and vibration
  • Define and execute mechanical and electrical test vehicle (MTV/ETV) strategies to de-risk package-board interaction ahead of A0 silicon availability, including solder-joint evaluation by X-ray, cross-section, and dye-and-pry at the ODM
  • Represent package-board interaction and board-assembly constraints in silicon/package/PCB/system co-design and product design reviews
  • Collaborate with package design and module design teams to ensure design for manufacturability (DFM) considerations are incorporated into package and board development
  • Develop and implement package-board interaction process specifications, design rules, and manufacturing guidelines for new package technologies
  • Evaluate and qualify new package-board interaction equipment, materials, and processes to support technology roadmap requirements
  • Partner with PQE, SQE, and ARD teams to establish quality standards, qualification criteria, and reliability requirements for package-board interaction processes
  • Establish statistical process control (SPC) methodologies and yield improvement initiatives for package-board interaction assembly operations
  • Own package-board interaction content in FMEAs, control plans, and key-characteristic definitions; support ODM line qualification and control-run gates with PQE
  • Create, conduct, and analyze Designs of Experiments (DOE) for package-board interaction development and sustaining activities
  • Drive supplier engagement and qualification for package-board interaction-related materials and equipment

Minimum Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • Master's degree in Materials Science, Mechanical Engineering, Electrical Engineering, or a related field, or equivalent practical experience
  • 8+ years of experience in semiconductor packaging with direct ownership of package-to-board assembly and reliability; package-board interaction process engineering or electronics manufacturing background
  • Experience with package board technology processes including solder paste printing, pick-and-place, reflow soldering, and inspection methods
  • Experience working with package assembly and ODM suppliers and driving process qualification and yield improvement programs
  • Experience with failure analysis techniques for solder joint reliability and package-board interaction-related defects
  • Experience collaborating with quality engineering teams (PQE/SQE) to establish process controls and qualification requirements
  • Experience with statistical process control, process capability analysis, and Design of Experiments
  • Willingness to travel internationally, typically once per quarter

Preferred Qualifications

  • Experience with reflow temperature profiling, solder alloy and paste material selection, and low-temperature solder processes
  • Experience with AI/HPC or networking hardware at data-center scale
  • Experience with high-temperature warpage characterization and thermo-mechanical or finite element modeling (FEM) of packages and solder joints
  • Hands-on experience with SPI, AOI, and X-ray inspection systems and associated data analysis
  • Experience with large-body FCBGA, flip-chip, and 2.5D/3D advanced packages and their interaction with board-assembly constraints
  • Master's degree or PhD in Materials Science, Mechanical Engineering, or a related discipline
  • Knowledge of packaging and assembly industry standards
  • Experience with ODM, CM/EMS, OSAT, and substrate supplier engagement and audit

US: $178,000/year to $250,000/year + bonus + equity

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Meta's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on Meta's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    Meta's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.