Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 60 days ago

ASIC/FPGA Design and Verification Engineer

SyoSil ApS

Where
Taastrup, Denmark
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowASIC/FPGA Design and Verification EngineerSyoSil ApS · Taastrup, Denmark

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on SyoSil ApS's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

11.3% of postings close within 7 days. Measured by our own scanner across the market.

Share of postings closed within
  1. 2.0%1 day
  2. 4.2%3 days
  3. 11.3%7 days
  4. 17.5%14 days
  5. 34.2%30 days
  6. 43.5%60 days
This job: posted 60 days ago

The posting

Are you a design or verification engineer with ASIC/FPGA skills, and do you have a flair for client communication? If so, then SyoSil has a great career opportunity for you.

SyoSil will soon initiate a new project, for which we search for new team members to join our existing staff of 20 highly qualified ASIC engineers. We both look for seniors as well as newly graduated engineers.

The project will focus on digital design and verification for an RF radio ASIC, being part of a large international multi-team project. In this project, SyoSil will assume the full responsibility of several IP blocks, from architecture definition towards RTL design and coverage driven verification closure. Design and verification will be done using SystemVerilog and UVM. The project management will be SCRUM based.

We offer:

  • A challenging role where you work closely with a highly skilled team as well as interfacing to engineers in leading international companies
  • Access to the latest technologies and ongoing professional development, including training with ASIC tools from the top EDA vendors in the SyoSil partnership portfolio
  • A competitive salary and a flexible working environment

SyoSil is a market leader in the ASIC R&D space, including RTL design/verification, device firmware and tool development. Our clients include top European and U.S. semiconductor companies working in specialized fields, such as the automotive, surveillance and telecommunication industries.

**Join an international team of specialists

**

You will join a young and dynamic team of 20 engineers in a vibrant international environment close to central Copenhagen, Denmark. Contributing to large-scale project execution, you will collaborate closely with experienced and highly skilled colleagues who are all specialists within their field, giving you a unique opportunity to learn and grow.

**Take part in large-scale project execution

**

As an ASIC/FPGA design and verification engineer, you will contribute to execution of projects on a large industrial scale, from concept and specification through RTL design to verification based on coverage closure. You will also deliver turn-key verification flows, verification IP and lead projects based on established and upcoming industry standards (SystemVerilog/UVM), helping clients improve their design and verification methodologies.

In relation to this, you can look forward to some international travel to liaise with clients and project execution.

**The ideal candidate

**

Experience from the industry is a plus, but not essential. What matters most is that you are skilled within ASIC/FPGA design, thoroughly systematic in your work and know how to solve parallel problems simultaneously. Furthermore, you need to have good communication and presentation skills, enabling you to establish and develop strong client relations. In addition:

  • You have a B.Sc. or an M.Sc. in electrical engineering or computer science, and you know how to debug complex systems in a traditional ASIC/FPGA design simulation environment.
  • You have solid skills within RTL module design (Verilog/VHDL), and/or experience in verification using constrained random verification methodologies, (SystemVerilog/UVM).
  • It is a strong plus if you are familiar with digital signal processing / filter design.
  • It is also an advantage if you are familiar with C++ or Python and able to debug complex software systems in a traditional Linux-based software environment.
  • You speak and write English fluently, and preferably Danish too.

If you recently graduated with very good results we strongly encourage you to apply for this position, as we are open towards investing in training you for the position.

Interested?

If you have any questions regarding the position, you are welcome to contact Peter Jensen at [email protected].

Please apply for the position by sending your application to Peter Jensen at [email protected].

Posting text belongs to the employer. Removal requests: contact us.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against SyoSil ApS's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on SyoSil ApS's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    SyoSil ApS's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.