The posting
Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.
Responsibilities: - Responsible for the architecture design, development, implementation, and integration of NoC (Network-on-Chip) systems. - Collaborate with the verification team to ensure the functional correctness and performance targets of the NoC. - Work with the backend/physical implementation team to ensure that the NoC's physical implementation meets design goals.
Minimum Qualification(s) - Bachelor's degree or above in Microelectronics, Computer Science, or a related field; 4+ years of experience in bus/interconnect development. - Solid understanding of computer architecture; experience in large-scale SoC chip design; proficiency in at least one commercial NoC/bus IP, such as FlexNoC or NIC. - Proficiency in common bus protocols, such as AMBA AXI, APB, and AHB. - Strong foundation in logic design and RTL coding; experience with a complete front-end design flow; familiarity with common EDA tools and with Lint, CDC, Synthesis, and STA. - Familiarity with scripting languages commonly used in design flows, such as Python, TCL, and Perl; familiarity with common IPs in SoC systems and with clock/reset design. - Strong logical thinking, communication and presentation skills, and a collaborative team spirit; honest and upright.
Preferred Qualification(s) - Familiarity with the architecture, protocols, and complex data flows of core SoC subsystems (e.g., CPU/NPU clusters, Memory subsystems, NoC). - Hands-on experience with Hardware Emulation (Palladium, ZeBu) or FPGA prototyping platforms. - Proficiency in Formal Verification methodologies and tools (e.g., JasperGold). - Experience in SoC-level Performance and Power-Aware (PA) verification.



