Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 57 days ago

ASIC RTL Design Engineer

Workable (global search)107,990 open roles

Where
Hyderabad, TS, India
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowASIC RTL Design EngineerWorkable (global search) · Hyderabad, TS, India

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Workable (global search)'s own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.9% of postings close within 7 days. Measured by our own scanner across the market. Workable (global search) postings stay open a median of 6 days.

Share of postings closed within
  1. 1.6%1 day
  2. 3.6%3 days
  3. 7.9%7 days
  4. 14.9%14 days
  5. 34.0%30 days
This job: posted 57 days ago

Workable (global search) median: 6 days open

The posting

𝗧𝗵𝗶𝘀 𝗿𝗼𝗹𝗲 𝗶𝘀 𝗳𝗼𝗿 𝗼𝗻𝗲 𝗼𝗳 𝘁𝗵𝗲 𝗪𝗲𝗲𝗸𝗱𝗮𝘆'𝘀 𝗰𝗹𝗶𝗲𝗻𝘁𝘀

𝗦𝗮𝗹𝗮𝗿𝘆 𝗿𝗮𝗻𝗴𝗲: 𝗥𝘀 𝟯𝟬𝟬𝟬𝟬𝟬𝟬 - 𝗥𝘀 𝟱𝟬𝟬𝟬𝟬𝟬𝟬 (𝗶𝗲 𝗜𝗡𝗥 𝟯𝟬-𝟱𝟬 𝗟𝗣𝗔)

Experience: 6+ yrs

Location: Hyderabad, Telangana, India

Job Type: Full-time

We are looking for experienced ASIC RTL Design professionals to join the semiconductor engineering team at Senior Engineer through Architect levels. This role is suited for highly skilled engineers who have strong expertise in RTL design, digital logic, and ASIC development and are looking to contribute to the architecture and implementation of complex semiconductor products.

You will be involved across key stages of the RTL design lifecycle, from understanding architectural specifications and developing microarchitecture to writing synthesizable RTL, supporting verification, and resolving design issues. Depending on your experience level, you may also take ownership of design blocks, provide technical leadership, and contribute to architectural decisions.

Requirements

Key Responsibilities

  • Develop high-quality, synthesizable RTL designs based on architectural and microarchitectural specifications.
  • Translate system requirements into efficient digital hardware implementations.
  • Design and implement complex digital logic blocks for ASIC products.
  • Participate in microarchitecture definition, design reviews, and technical discussions.
  • Develop clean, reusable, and scalable RTL using industry-standard design methodologies.
  • Collaborate with verification teams to define design requirements and resolve functional issues.
  • Debug RTL and simulation issues and work closely with verification teams to identify root causes.
  • Support synthesis, timing analysis, linting, CDC, and other design-quality activities.
  • Analyze and optimize designs for performance, power, area, and reliability.
  • Work closely with physical design and implementation teams to address design constraints and integration challenges.
  • Review specifications, RTL, design documentation, and technical deliverables for quality and completeness.
  • Contribute to improving RTL design methodologies, coding standards, and development processes.
  • For senior and architect-level roles, provide technical leadership, mentor engineers, and drive complex design initiatives.
  • Participate in cross-functional technical reviews and contribute to architectural decisions.

What Makes You a Great Fit

  • 6+ years of hands-on experience in ASIC RTL design or digital hardware development.
  • Strong understanding of digital design fundamentals, RTL coding, and ASIC design methodologies.
  • Proven experience developing synthesizable RTL for complex digital systems.
  • Strong proficiency in Verilog/SystemVerilog and RTL design practices.
  • Experience with simulation, debugging, linting, CDC, synthesis, and other RTL design-quality processes.
  • Good understanding of ASIC development flows and collaboration across design, verification, and physical design teams.
  • Ability to analyze complex technical problems and develop efficient, reliable solutions.
  • Strong understanding of design trade-offs involving power, performance, and area (PPA).
  • Excellent problem-solving, communication, and technical documentation skills.
  • Ability to work independently while collaborating effectively with cross-functional engineering teams.
  • Senior Engineer candidates should demonstrate ownership of complex RTL blocks, while Architect-level candidates should have strong experience in microarchitecture, technical leadership, and design strategy.
  • A strong passion for semiconductor technology and the ability to continuously learn and adapt to evolving ASIC design methodologies.
From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Workable (global search)'s own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on Workable (global search)'s form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    Workable (global search)'s answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.