Skip to content

Open nowPosted 96 days ago

Experienced IC Design Engineer

Workable (global search)109,826 open roles

Where
Cambridge, England, United Kingdom
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowExperienced IC Design EngineerWorkable (global search) · Cambridge, England, United Kingdom
  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Workable (global search)'s own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.9% of postings close within 7 days. Measured by our own scanner across the market. Workable (global search) postings stay open a median of 2 days.

Share of postings closed within
  1. 1.6%1 day
  2. 3.6%3 days
  3. 7.9%7 days
  4. 14.9%14 days
  5. 34.0%30 days
This job: posted 96 days ago

Workable (global search) median: 2 days open

The posting

Raspberry Pi is seeking an experience IC Design engineer to join our expanding ASIC team to help deliver our next-generation products. We have been building our own silicon at Raspberry Pi for some years now, starting with the RP2040 microcontroller in 2021, and following with the RP1 southbridge chip for the main Raspberry Pi platform on Raspberry Pi 5. Our second-generation microcontroller, RP2350, was released in 2024. The ASIC team looks after everything in the silicon flow, from specification through design, verification, and implementation, including ATE test and qualification. With a small team, we get involved in all aspects of getting successful products into production.

As an experienced design engineer, you will take ownership of front-end tasks from specification to design, verification, and implementation with support from specialists in other teams. You will be capable of both working autonomously and also dynamically with other members of the ASIC team. Your responsibilities will include:

  • Design, IP integration, verification planning and execution
  • Specifying and/or configuring IP and systems
  • Working closely with the software team
  • Supporting FPGA platforms for fast software development and verification
  • Assisting the implementation team with power and timing issues

Requirements

Key requirements

  • A good level of experience (typically 10+ years) in SoC or MCU architecture, with at least one tape-out where you held architectural ownership of a chip or non-trivial subsystem.
  • Deep understanding of modern microcontroller and processor design, including real-time behaviour, deterministic interrupt handling, low-power modes, flash/SRAM hierarchies, and common peripherals (e.g. SPI, I²C, UART, USB, PIO-style fabrics, ADC/DAC, timers).
  • Equally strong grasp of broader SoC concepts: coherent and non-coherent interconnect, AXI/AHB/APB, cache hierarchies, DMA, memory controllers, security architecture (TrustZone or equivalent), and how an OS-class subsystem coexists with real-time domains on the same die.
  • Fluent in the implementation reality of chips — RTL (SystemVerilog), verification methodology (UVM, formal, emulation/FPGA), DFT, timing closure, power analysis, and physical design constraints. You do not need to be a specialist in each, but you need to be credible across all of them.
  • Track record of making good engineering trade-offs under real cost, schedule, and PPA pressure, and communicating them clearly to both engineers and non-engineers.
  • Comfortable working close to software: you have written non-trivial embedded C, understand toolchain and SDK implications of architectural choices, and care about what shipping the chip feels like for the developer using it.
  • Ability to communicate complex ideas, design goals, and status effectively both verbally and through documentation.
  • Strong drive and ability to work to a schedule.
  • Familiarity with scripting languages (Bash, Python, Tcl, etc)

The following would also be useful:

  • Experience of Cadence simulation tool flow.
  • Experience with ASIC/FPGA synthesis and implementation, DFT architecture and insertion, software development, and scripting.

The role is based in Cambridge with an expectation of full-time office attendance.

Benefits

  • Competitive salary based on level of experience
  • Employer pension contributions of 8% when the employee contributes 4% of their gross salary into the salary sacrifice scheme
  • Life assurance of 4 × base salary
  • Income protection of 75% of base salary in the event of critical illness, commencing after 13 weeks of long-term illness or absence from work
  • Private medical insurance (medical history disregarded)
  • Access to our electric vehicle salary sacrifice scheme, subject to eligibility
From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Workable (global search)'s own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.
  3. We apply on Workable (global search)'s form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.
  4. Every reply, sorted

    Workable (global search)'s answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.
  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.