Skip to content

Open nowPosted 51 days ago

Physical Design Engineer

Workable (global search)108,016 open roles

Where
Bengaluru, KA, India
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowPhysical Design EngineerWorkable (global search) · Bengaluru, KA, India
  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Workable (global search)'s own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.9% of postings close within 7 days. Measured by our own scanner across the market. Workable (global search) postings stay open a median of 7 days.

Share of postings closed within
  1. 1.6%1 day
  2. 3.6%3 days
  3. 7.9%7 days
  4. 14.9%14 days
  5. 34.0%30 days
This job: posted 51 days ago

Workable (global search) median: 7 days open

The posting

This role is for one of Weekday’s clients Salary range: Rs 3000000 - Rs 7500000 (ie INR 30 - 75 LPA)

Min Experience: 6+ years

Location: Bengaluru JobType: full-time

We are seeking an experienced Physical Design Engineer with 6–15 years of industry experience to join our VLSI/ASIC engineering team. The ideal candidate will have strong hands-on expertise across the physical implementation flow, with particular emphasis on Cadence Innovus and Static Timing Analysis (STA). You will be responsible for taking designs from netlist through physical implementation, optimization, timing closure, and sign-off while working closely with RTL, synthesis, STA, and verification teams.

Requirements

Key Responsibilities

  • Perform end-to-end physical design activities including floorplanning, power planning, placement, clock tree synthesis (CTS), routing, optimization, and physical verification.
  • Develop and implement physical design strategies for complex digital blocks and full-chip designs.
  • Use Cadence Innovus extensively for placement, CTS, routing, timing optimization, and design closure.
  • Analyze timing reports and perform STA to identify setup and hold violations and drive timing closure.
  • Work on congestion analysis, placement optimization, buffering, cell sizing, and other techniques to improve PPA and timing.
  • Perform clock-tree analysis and optimization to manage skew, latency, transition, and clock-related constraints.
  • Collaborate with synthesis and RTL teams to resolve timing, area, power, and physical-design challenges.
  • Debug implementation issues and develop effective solutions to achieve design goals within schedule and PPA constraints.
  • Review and validate design constraints, timing exceptions, clock definitions, and implementation quality.
  • Support physical sign-off activities and ensure designs meet required performance, power, and reliability targets.
  • Participate in methodology improvements, automation, flow development, and physical design optimization initiatives.

Must-Have Skills

  • 6–15 years of hands-on experience in Physical Design / ASIC implementation.
  • Strong expertise in Cadence Innovus and experience using it across the physical implementation flow.
  • Strong understanding and practical experience with Static Timing Analysis (STA) and timing closure.
  • Solid knowledge of the complete physical design flow from netlist to GDSII.
  • Strong understanding of floorplanning, power planning, placement, CTS, routing, optimization, and physical verification.
  • Experience debugging setup/hold violations and resolving timing and congestion issues.
  • Good understanding of multi-mode, multi-corner (MMMC) implementation and timing constraints.
  • Familiarity with physical design challenges related to advanced semiconductor process nodes.
  • Strong scripting/automation skills using Tcl, Python, or Shell are desirable for flow automation and analysis.

Good-to-Have Skills

  • Experience with EMIR (Electromigration and IR Drop) analysis and power integrity considerations.
  • Exposure to IR-drop analysis, electromigration checks, and power-grid optimization.
  • Experience working with physical sign-off tools and methodologies.
  • Knowledge of industry-standard physical verification and sign-off flows.
  • Experience with low-power design methodologies and power optimization.
  • Exposure to advanced-node designs and complex SoC implementation.

Education

Bachelor’s or Master’s degree in Electronics Engineering, Electrical Engineering, VLSI, Microelectronics, or a related discipline.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Workable (global search)'s own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.
  3. We apply on Workable (global search)'s form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.
  4. Every reply, sorted

    Workable (global search)'s answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.
  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.