Skip to content

Open nowPosted yesterday

AI Architect, Agentic AI for Chip Design & EDA

Altera54 open roles

Where
San Jose, California, United States
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowAI Architect, Agentic AI for Chip Design & EDAAltera · San Jose, California, United States
  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Altera's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

8.2% of postings close within 7 days. Measured by our own scanner across the market. Altera postings stay open a median of 7 days.

Share of postings closed within
  1. 1.8%1 day
  2. 3.6%3 days
  3. 8.2%7 days
  4. 15.2%14 days
  5. 34.0%30 days
This job: posted yesterday

Altera median: 7 days open

The posting

Job Details:

Job Description:

We are seeking a visionary and highly technical leader to drive the next generation of AI-powered semiconductor design solutions. This role will lead the development of Agentic AI, Generative AI, and machine learning technologies that transform the end-to-end silicon development lifecycle, from architecture and RTL development through physical design, manufacturing, and yield optimization.

The ideal candidate combines deep semiconductor expertise with advanced AI/ML experience and has a proven track record of building innovative software platforms, automation frameworks, and AI-driven design solutions. This individual will partner closely with design engineering, EDA, manufacturing, and data science teams to accelerate productivity, improve PPA (Power, Performance, and Area), reduce design cycle times, and advance autonomous chip design capabilities.

Key Responsibilities

AI-Powered Chip Design & EDA Innovation

  • Lead the strategy, architecture, and development of AI-driven solutions for semiconductor design and optimization.
  • Develop and deploy Agentic AI systems that automate complex engineering workflows across RTL, synthesis, physical design, signoff, DRC, power planning, validation, and 3D-IC design.
  • Build intelligent multi-agent platforms capable of autonomous decision-making, design exploration, and flow optimization.
  • Advance domain-specific Large Language Models (LLMs) and foundation models tailored for semiconductor workflows.
  • Drive applications leveraging Retrieval Augmented Generation (RAG), AI copilots, code generation, and autonomous engineering agents.

Semiconductor Design Optimization

  • Lead AI initiatives that improve chip Power, Performance, Area (PPA), manufacturability, reliability, and silicon yield.
  • Develop machine learning and reinforcement learning solutions for automated design space exploration and optimization.
  • Apply Graph Neural Networks (GNNs), deep learning, and predictive analytics to accelerate semiconductor design convergence.
  • Partner with product and engineering teams to integrate AI capabilities into commercial EDA platforms.

Data, Software & Infrastructure

  • Architect enterprise-scale AI and analytics platforms supporting EDA workloads and semiconductor design data.
  • Develop scalable software systems utilizing Python, C/C++, databases, cloud infrastructure, big data technologies, and distributed computing frameworks.
  • Create full-stack applications that analyze design data, identify bottlenecks, and provide actionable optimization recommendations.
  • Build and maintain large-scale data pipelines, analytics frameworks, APIs, and AI application infrastructure.

Design-to-Manufacturing & Silicon Intelligence

  • Drive Design Technology Co-Optimization (DTCO) initiatives linking design, process development, manufacturing, and yield learning.
  • Develop AI/ML solutions for defect analysis, hotspot detection, manufacturability assessment, and yield prediction.
  • Leverage silicon learning and manufacturing data to establish closed-loop optimization methodologies.
  • Partner with foundry, silicon validation, and design enablement teams to improve technology development and production ramp efficiency.

Technical Leadership

  • Serve as a thought leader in AI for semiconductor design and EDA.
  • Lead cross-functional engineering teams and mentor senior engineers, researchers, and architects.
  • Influence product roadmaps and represent the company at industry conferences, customer engagements, and technology forums.
  • Drive innovation through patents, publications, and strategic partnerships.

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$209.5K - $295.0K USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

Qualifications:

Minimum Qualifications

  • Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, Physics, or a related technical field.
  • 12+ years of semiconductor industry experience with expertise spanning multiple phases of the silicon lifecycle.
  • Deep understanding of digital IC design, RTL development, synthesis, physical implementation, timing closure, verification, and signoff methodologies.
  • Strong expertise in AI/ML technologies, including Generative AI, LLMs, reinforcement learning, graph neural networks, and predictive modeling.
  • Advanced programming skills in Python and one or more of C/C++, Java, or similar languages.
  • Experience building enterprise software, AI platforms, analytics applications, or automation systems.
  • Proven technical leadership experience leading large-scale engineering initiatives.
  • Strong understanding of semiconductor manufacturing, yield analysis, DTCO, or design enablement.

Preferred Qualifications

  • Experience developing Agentic AI systems for engineering or semiconductor applications.
  • Hands-on expertise with leading EDA tools and workflows from Cadence, Synopsys, Siemens EDA, or equivalent platforms.
  • Experience developing domain-specific LLMs, RAG architectures, AI copilots, or autonomous workflow solutions.
  • Expertise with cloud computing, distributed systems, Spark, data engineering, and large-scale AI infrastructure.
  • Knowledge of 3D-IC, advanced packaging, silicon photonics, advanced process technologies, or foundry operations.
  • Track record of patents, publications, conference presentations, or industry-recognized technical contributions.
  • Experience leading global, multidisciplinary engineering teams.

What Success Looks Like

  • Accelerating semiconductor design productivity through AI-driven automation.
  • Delivering measurable improvements in PPA, design quality, and engineering efficiency.
  • Advancing autonomous chip design through Agentic AI and intelligent workflow orchestration.
  • Creating scalable platforms that bridge semiconductor engineering, AI, and data science.
  • Influencing the future direction of AI-enabled EDA and semiconductor innovation.

Ideal Candidate Profile

The successful candidate is a recognized expert at the intersection of semiconductor design, EDA, artificial intelligence, and software engineering. They possess rare end-to-end knowledge of the silicon lifecycle and a passion for building groundbreaking AI technologies that redefine how chips are designed, optimized, and brought to market.

Job Type:

Regular

Shift:

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Altera's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.
  3. We apply on Altera's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.
  4. Every reply, sorted

    Altera's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.
  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.