Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted yesterday

Senior Lead Engineer - Design and Architecture

Altera204 open roles

Where
San Jose, California, United States
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowSenior Lead Engineer - Design and ArchitectureAltera · San Jose, California, United States

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Altera's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

13.4% of postings close within 7 days. Measured by our own scanner across the market. Altera postings stay open a median of 10 days.

Share of postings closed within
  1. 2.2%1 day
  2. 4.6%3 days
  3. 13.4%7 days
  4. 21.6%14 days
  5. 36.2%30 days
  6. 59.0%60 days
This job: posted yesterday

Altera median: 10 days open

The posting

Job Details:

Job Description:

About the Role

Altera is seeking a Senior Lead Engineer, Design and Architecture to provide technical leadership for the architecture and development of high-performance silicon and platform subsystems across our programmable device portfolio. This is a senior individual-contributor role for a hands-on architect and design leader who can define complex SoC and interconnect solutions, drive critical design decisions, and guide execution from early concept through production silicon.

The successful candidate will bring deep expertise in ASIC/SoC architecture, high-bandwidth interconnect, memory systems, and networking or infrastructure-class silicon. They will partner closely with architecture, RTL design, verification, emulation, physical design, software, and post-silicon teams to deliver scalable, performant, and manufacturable solutions for AI, cloud, networking, and edge applications.

Responsibilities

  • Define system, subsystem, and microarchitecture for complex SoC, ASIC, and FPGA-adjacent platforms, with emphasis on high-performance interconnect, data movement, memory hierarchy, and scalable compute or networking subsystems.
  • Lead architecture exploration and make technically sound tradeoffs across performance, power, area, bandwidth, latency, reliability, scalability, cost, and schedule.
  • Develop architectural specifications, performance models, and implementation plans that align requirements across hardware, firmware, software, validation, and product teams.
  • Own key architecture and design decisions through the full silicon lifecycle: concept, microarchitecture, RTL, integration, verification, emulation, implementation, bring-up, performance debug, and production readiness.
  • Provide hands-on technical leadership for on-chip networks, routing and arbitration, flow control, cache or memory-coherency mechanisms, memory subsystems, and high-speed interfaces, as applicable to the product roadmap.
  • Drive cross-functional resolution of complex technical issues, using data and rigorous analysis to identify root cause, evaluate alternatives, and close critical architectural or execution risks.
  • Partner with design, verification, physical design, DFT, firmware, software, product engineering, and manufacturing teams to ensure architecture intent is preserved through implementation and silicon validation.
  • Establish and improve scalable design and verification methodologies, automation, and quality practices that increase engineering velocity, predictability, and first-pass silicon success.
  • Mentor senior engineers and technical leads, raise the technical bar through reviews and design guidance, and influence engineering direction across multiple teams and product generations.
  • Engage with internal and external partners, including IP, EDA, and foundry providers, as needed to inform architecture, implementation strategy, and roadmap planning.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$231,500 - $330,000

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

Qualifications:

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field, with 15+ years of experience in semiconductor, ASIC, SoC, or FPGA product development.
  • Demonstrated experience defining and delivering complex silicon architectures from concept through production, including architecture, microarchitecture, RTL design, verification, integration, and post-silicon validation.
  • Deep expertise in one or more of the following: on-chip networks, coherent or non-coherent interconnect, memory hierarchy, cache coherency, high-performance networking datapaths, packet processing, or infrastructure-class SoC design.
  • Strong understanding of architectural tradeoffs involving bandwidth, latency, congestion, throughput, power, area, timing, and reliability.
  • Experience working across the silicon development lifecycle with design, verification, emulation, physical design, DFT, firmware/software, and post-silicon teams.
  • Proven technical leadership in driving complex cross-functional decisions, resolving ambiguous problems, and influencing engineering teams without direct management authority.

Preferred Qualifications

  • Master’s degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Experience delivering advanced-node, high-complexity SoCs or ASICs into production for networking, cloud, AI/ML, communications, storage, security, or data-center infrastructure applications.
  • Experience architecting scalable Network-on-Chip or fabric solutions, including topology, routing, arbitration, quality of service, traffic management, credit-based flow control, and performance analysis.
  • Experience with memory systems, cache hierarchy, coherency protocols, HBM/DDR integration, or high-bandwidth data movement.
  • Working knowledge of RTL and verification methodologies, such as SystemVerilog, simulation, formal verification, emulation, or equivalence checking, and familiarity with synthesis, static timing, and implementation flows.
  • Experience with architecture modeling, performance analysis, Python-based automation, or AI-assisted engineering workflows that improve specification quality, debug, or design productivity.
  • Experience with programmable logic devices, heterogeneous SoC platforms, or the integration of hard and soft IP across multiple product generations.
  • Record of technical innovation demonstrated through patents, publications, major product contributions, or industry leadership.

Job Type:

Regular

Shift:

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Altera's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on Altera's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    Altera's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.