Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 9 hours ago

Design Verification Lead

AMD1,279 open roles

Where
MARKHAM, Canada
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowDesign Verification LeadAMD · MARKHAM, Canada

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on AMD's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

9.5% of postings close within 7 days. Measured by our own scanner across the market. AMD postings stay open a median of 38 days.

Share of postings closed within
  1. 1.8%1 day
  2. 4.0%3 days
  3. 9.5%7 days
  4. 15.6%14 days
  5. 33.9%30 days
This job: posted 9 hours ago

AMD median: 38 days open

The posting

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

As a Design Verification Engineer Lead in the AECG Group, you will help bring to life cutting-edge FPGA and ASIC solutions for a broad range of customers. As a member of the front-end design and integration team, you will collaborate closely with architecture, IP design, physical design, firmware, and product engineering teams to deliver first-pass silicon success for next-generation PCIe and CXL-based IP solutions.

THE PERSON:

You are passionate about complex IP architectures, digital design, and advanced verification methodologies. You thrive in a collaborative environment, enjoy solving challenging technical problems, and have a proven ability to work effectively across global teams. You bring strong analytical skills, technical leadership, and a continuous learning mindset.

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware designers, and firmware teams to define and verify new PCIe, CXL, and high-speed connectivity features.
  • Develop comprehensive verification plans that address feature interactions, hardware/software integration, performance requirements, and system-level use cases.
  • Design and implement IP or subsystem-level UVM verification environments, including monitors, scoreboards, checkers, and reusable verification components.
  • Develop directed and constrained-random tests, execute regressions, and debug failures to ensure high functional coverage and design quality.
  • Drive verification automation, methodology improvements, and adoption of AI-assisted tools to improve development efficiency and productivity.

PREFERRED EXPERIENCE:

  • ASIC/IP verification experience using UVM methodology.
  • Strong expertise in SystemVerilog, Verilog, object-oriented programming, and UVM-based verification environments.
  • Experience verifying high-speed protocols such as PCIe, CXL, Ethernet, PCIe Gen6, or 400G Ethernet.
  • Proficiency in scripting and automation using Python, Perl, or similar languages.
  • Experience working across the ASIC/FPGA development lifecycle from planning through tape-out.
  • Exposure to performance verification, simulation optimization, acceleration technologies, HLS tools, or verification efficiency improvements.
  • Technical leadership, mentoring experience, and strong communication skills within geographically distributed teams.
  • Knowledge of computer architecture, system-level design concepts, and emerging AI-driven verification methodologies is a plus.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

LOCATION:

Markham, ON

#LI-SL2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

As a Design Verification Engineer Lead in the AECG Group, you will help bring to life cutting-edge FPGA and ASIC solutions for a broad range of customers. As a member of the front-end design and integration team, you will collaborate closely with architecture, IP design, physical design, firmware, and product engineering teams to deliver first-pass silicon success for next-generation PCIe and CXL-based IP solutions.

THE PERSON:

You are passionate about complex IP architectures, digital design, and advanced verification methodologies. You thrive in a collaborative environment, enjoy solving challenging technical problems, and have a proven ability to work effectively across global teams. You bring strong analytical skills, technical leadership, and a continuous learning mindset.

KEY RESPONSIBILITIES:

  • Collaborate with architects, hardware designers, and firmware teams to define and verify new PCIe, CXL, and high-speed connectivity features.
  • Develop comprehensive verification plans that address feature interactions, hardware/software integration, performance requirements, and system-level use cases.
  • Design and implement IP or subsystem-level UVM verification environments, including monitors, scoreboards, checkers, and reusable verification components.
  • Develop directed and constrained-random tests, execute regressions, and debug failures to ensure high functional coverage and design quality.
  • Drive verification automation, methodology improvements, and adoption of AI-assisted tools to improve development efficiency and productivity.

PREFERRED EXPERIENCE:

  • ASIC/IP verification experience using UVM methodology.
  • Strong expertise in SystemVerilog, Verilog, object-oriented programming, and UVM-based verification environments.
  • Experience verifying high-speed protocols such as PCIe, CXL, Ethernet, PCIe Gen6, or 400G Ethernet.
  • Proficiency in scripting and automation using Python, Perl, or similar languages.
  • Experience working across the ASIC/FPGA development lifecycle from planning through tape-out.
  • Exposure to performance verification, simulation optimization, acceleration technologies, HLS tools, or verification efficiency improvements.
  • Technical leadership, mentoring experience, and strong communication skills within geographically distributed teams.
  • Knowledge of computer architecture, system-level design concepts, and emerging AI-driven verification methodologies is a plus.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

LOCATION:

Markham, ON

#LI-SL2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against AMD's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on AMD's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    AMD's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.