Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 9 hours ago

PD PNR Engineer

AMD1,266 open roles

Where
Bangalore, India
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowPD PNR EngineerAMD · Bangalore, India

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on AMD's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

7.8% of postings close within 7 days. Measured by our own scanner across the market. AMD postings stay open a median of 38 days.

Share of postings closed within
  1. 1.7%1 day
  2. 3.5%3 days
  3. 7.8%7 days
  4. 14.6%14 days
  5. 34.1%30 days
This job: posted 9 hours ago

AMD median: 38 days open

The posting

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

MTS Silicon Design Engineer – Tile PnR

Role Summary

Responsible for end-to-end physical implementation and convergence of complex SoC/IP tiles. The engineer will drive floorplanning, place-and-route, timing closure, power and area optimization, physical verification readiness, and ECO implementation while collaborating closely with RTL, architecture, CAD, timing, clocking, and full-chip teams. Expected to independently own critical tiles, deliver high-quality milestones, and contribute to methodology and automation improvements.

Key Responsibilities

  • Own end-to-end implementation and convergence of assigned tiles from netlist handoff to signoff.
  • Drive floorplanning, placement, CTS, routing, timing, power, congestion, and area optimization.
  • Perform timing analysis and implement setup/hold/ECO fixes to achieve QoR targets.
  • Debug implementation issues related to timing, congestion, DRC, EMIR, CDC, and physical integration.
  • Collaborate with RTL, Architecture, Clocking, DFT, Integration, and CAD teams to resolve design challenges.
  • Support milestone deliveries and ensure quality execution aligned with project schedules.
  • Develop automation, scripts, and improved methodologies to enhance productivity and convergence efficiency.
  • Mentor junior engineers and contribute to technical reviews, best practices, and knowledge sharing.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical/Electronics Engineering, VLSI, Computer Engineering, or related field.
  • 7 to 10 years of experience in Physical Design or ASIC implementation.
  • Strong understanding of digital design fundamentals and VLSI implementation flows.
  • Hands-on experience with floorplanning, placement, CTS, routing, timing closure, and ECO implementation.
  • Good understanding of STA concepts, timing optimization, and physical design signoff requirements.
  • Proficiency in scripting using Tcl, Python, Perl, or Shell.
  • Strong debugging, analytical, and problem-solving skills.
  • Excellent communication and cross-functional collaboration abilities.

Preferred Experience

  • Experience in converging large and complex CPU, GPU, NOC, AI/ML, or networking tiles.
  • Exposure to advanced technology nodes (5nm, 4nm, 3nm or below).
  • Knowledge of power optimization, EMIR, CDC, RDC, and physical verification methodologies.
  • Experience with Synopsys Fusion Compiler, ICC2, PrimeTime, RedHawk, or equivalent EDA tools.
  • Proven track record of independently leading critical tiles and driving milestone deliveries.
  • Experience in PPA optimization, methodology development, AI-assisted PD flows, and automation initiatives.
  • Ability to guide junior engineers and act as a technical lead for assigned tiles.
  • #LI-BM2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

MTS Silicon Design Engineer – Tile PnR

Role Summary

Responsible for end-to-end physical implementation and convergence of complex SoC/IP tiles. The engineer will drive floorplanning, place-and-route, timing closure, power and area optimization, physical verification readiness, and ECO implementation while collaborating closely with RTL, architecture, CAD, timing, clocking, and full-chip teams. Expected to independently own critical tiles, deliver high-quality milestones, and contribute to methodology and automation improvements.

Key Responsibilities

  • Own end-to-end implementation and convergence of assigned tiles from netlist handoff to signoff.
  • Drive floorplanning, placement, CTS, routing, timing, power, congestion, and area optimization.
  • Perform timing analysis and implement setup/hold/ECO fixes to achieve QoR targets.
  • Debug implementation issues related to timing, congestion, DRC, EMIR, CDC, and physical integration.
  • Collaborate with RTL, Architecture, Clocking, DFT, Integration, and CAD teams to resolve design challenges.
  • Support milestone deliveries and ensure quality execution aligned with project schedules.
  • Develop automation, scripts, and improved methodologies to enhance productivity and convergence efficiency.
  • Mentor junior engineers and contribute to technical reviews, best practices, and knowledge sharing.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical/Electronics Engineering, VLSI, Computer Engineering, or related field.
  • 7 to 10 years of experience in Physical Design or ASIC implementation.
  • Strong understanding of digital design fundamentals and VLSI implementation flows.
  • Hands-on experience with floorplanning, placement, CTS, routing, timing closure, and ECO implementation.
  • Good understanding of STA concepts, timing optimization, and physical design signoff requirements.
  • Proficiency in scripting using Tcl, Python, Perl, or Shell.
  • Strong debugging, analytical, and problem-solving skills.
  • Excellent communication and cross-functional collaboration abilities.

Preferred Experience

  • Experience in converging large and complex CPU, GPU, NOC, AI/ML, or networking tiles.
  • Exposure to advanced technology nodes (5nm, 4nm, 3nm or below).
  • Knowledge of power optimization, EMIR, CDC, RDC, and physical verification methodologies.
  • Experience with Synopsys Fusion Compiler, ICC2, PrimeTime, RedHawk, or equivalent EDA tools.
  • Proven track record of independently leading critical tiles and driving milestone deliveries.
  • Experience in PPA optimization, methodology development, AI-assisted PD flows, and automation initiatives.
  • Ability to guide junior engineers and act as a technical lead for assigned tiles.
  • #LI-BM2

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against AMD's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on AMD's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    AMD's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.