Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 10 hours ago

RTL Design Engineer

AMD1,290 open roles

Where
MARKHAM, Canada
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowRTL Design EngineerAMD · MARKHAM, Canada

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on AMD's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

8.3% of postings close within 7 days. Measured by our own scanner across the market. AMD postings stay open a median of 38 days.

Share of postings closed within
  1. 1.9%1 day
  2. 4.0%3 days
  3. 8.3%7 days
  4. 15.3%14 days
  5. 34.2%30 days
This job: posted 10 hours ago

AMD median: 38 days open

The posting

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career.

THE ROLE:

We are seeking a highly motivated RTL IP Design Engineer to join AMD's Security IP (SECIP) Design team. The team is responsible for the architecture, design, and verification of a broad range of embedded microprocessor (MP) subsystems and hardware accelerators that are critical to enhancing performance, functionality, security, and efficiency across AMD System-on-Chip (SoC) products spanning client, server, graphics, and gaming platforms.

In this role, you will contribute to block-level RTL design and subsystem-level integration for complex embedded MP subsystems. Your work will directly influence technologies including security policy management, cryptography, data compression, high-throughput DMA, power management, and other advanced subsystem applications.

You will collaborate closely with the IP Architecture team to define functional specifications, establish and track design objectives, and drive RTL development through implementation and optimization. Working alongside experienced design engineers, you will help deliver high-quality solutions that meet performance, power, and area (PPA) targets while maintaining robust design quality and scalability.

THE PERSON:

You are a talented and results-oriented RTL design engineer with a strong track record of technical ownership and execution. You are passionate about developing high-quality hardware designs and driving complex IP and subsystem projects from concept through completion.

You proactively identify opportunities to improve methodologies and workflows, anticipate and resolve technical challenges, and thrive in a fast-paced, collaborative environment. You possess strong analytical and problem-solving skills, exceptional attention to detail, and excellent written and verbal communication abilities. You are also committed to supporting team success through collaboration, knowledge sharing, and mentorship.

KEY RESPONSIBILITIES:

  • Develop and maintain block-level RTL IP and MP subsystem specifications, microarchitecture, RTL implementations, and associated design methodologies and infrastructure.
  • Design, implement, and debug RTL solutions using AI-powered methodologies, directed C-DPI based testing, and verification team testbenches and regression environments, to achieve functional and coverage closure.
  • Analyze regression failures, debug simulations, evaluate coverage results, and collaborate with design, verification, and implementation teams to achieve functional and design-quality closure, including lint, timing, DFT, DFP, and other signoff requirements.
  • Contribute to verification planning by reviewing feature specifications, defining test plans, influencing testbench architecture, and promoting design-for-verification best practices.
  • Debug and resolve subsystem and SoC integration issues in collaboration with SoC Integration, SoC Design Verification, emulation, and post-silicon validation teams.
  • Provide technical leadership in IP architecture, RTL design methodologies, and critical problem resolution, commensurate with experience level.

PREFERRED EXPERIENCE:

  • Strong understanding of CPU and embedded microprocessor subsystem architectures, datapath-oriented accelerator microarchitectures, and FPGA-based emulation and prototyping methodologies.
  • Proficiency in Verilog and SystemVerilog, along with scripting languages such as Python, Tcl, Perl, Ruby, and Make.
  • Solid knowledge of both traditional and AI-powered RTL design and verification methodologies, industry best practices, and C-DPI based verification techniques.
  • Strong understanding of industry-standard bus and interface protocols, including AXI, AHB, and AMBA.
  • Experience with ASIC development tools and flows, including simulation, debug, linting, synthesis, timing analysis, and power-aware verification.
  • Domain-specific expertise in security, processor subsystems, accelerators, or related areas, along with demonstrated technical leadership capabilities for senior-level candidates.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
  • Master's degree preferred.

LOCATION:

  • Markham, Ontario
  • Austin, Texas

#LI-SL3

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

THE ROLE:

We are seeking a highly motivated RTL IP Design Engineer to join AMD's Security IP (SECIP) Design team. The team is responsible for the architecture, design, and verification of a broad range of embedded microprocessor (MP) subsystems and hardware accelerators that are critical to enhancing performance, functionality, security, and efficiency across AMD System-on-Chip (SoC) products spanning client, server, graphics, and gaming platforms.

In this role, you will contribute to block-level RTL design and subsystem-level integration for complex embedded MP subsystems. Your work will directly influence technologies including security policy management, cryptography, data compression, high-throughput DMA, power management, and other advanced subsystem applications.

You will collaborate closely with the IP Architecture team to define functional specifications, establish and track design objectives, and drive RTL development through implementation and optimization. Working alongside experienced design engineers, you will help deliver high-quality solutions that meet performance, power, and area (PPA) targets while maintaining robust design quality and scalability.

THE PERSON:

You are a talented and results-oriented RTL design engineer with a strong track record of technical ownership and execution. You are passionate about developing high-quality hardware designs and driving complex IP and subsystem projects from concept through completion.

You proactively identify opportunities to improve methodologies and workflows, anticipate and resolve technical challenges, and thrive in a fast-paced, collaborative environment. You possess strong analytical and problem-solving skills, exceptional attention to detail, and excellent written and verbal communication abilities. You are also committed to supporting team success through collaboration, knowledge sharing, and mentorship.

KEY RESPONSIBILITIES:

  • Develop and maintain block-level RTL IP and MP subsystem specifications, microarchitecture, RTL implementations, and associated design methodologies and infrastructure.
  • Design, implement, and debug RTL solutions using AI-powered methodologies, directed C-DPI based testing, and verification team testbenches and regression environments, to achieve functional and coverage closure.
  • Analyze regression failures, debug simulations, evaluate coverage results, and collaborate with design, verification, and implementation teams to achieve functional and design-quality closure, including lint, timing, DFT, DFP, and other signoff requirements.
  • Contribute to verification planning by reviewing feature specifications, defining test plans, influencing testbench architecture, and promoting design-for-verification best practices.
  • Debug and resolve subsystem and SoC integration issues in collaboration with SoC Integration, SoC Design Verification, emulation, and post-silicon validation teams.
  • Provide technical leadership in IP architecture, RTL design methodologies, and critical problem resolution, commensurate with experience level.

PREFERRED EXPERIENCE:

  • Strong understanding of CPU and embedded microprocessor subsystem architectures, datapath-oriented accelerator microarchitectures, and FPGA-based emulation and prototyping methodologies.
  • Proficiency in Verilog and SystemVerilog, along with scripting languages such as Python, Tcl, Perl, Ruby, and Make.
  • Solid knowledge of both traditional and AI-powered RTL design and verification methodologies, industry best practices, and C-DPI based verification techniques.
  • Strong understanding of industry-standard bus and interface protocols, including AXI, AHB, and AMBA.
  • Experience with ASIC development tools and flows, including simulation, debug, linting, synthesis, timing analysis, and power-aware verification.
  • Domain-specific expertise in security, processor subsystems, accelerators, or related areas, along with demonstrated technical leadership capabilities for senior-level candidates.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
  • Master's degree preferred.

LOCATION:

  • Markham, Ontario
  • Austin, Texas

#LI-SL3

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

This posting is for an existing vacancy.

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against AMD's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on AMD's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    AMD's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.