Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 4 days ago

Senior ASIC Design Engineer - DSP/Analog/SerDes

Celero Communications, Inc.26 open roles

Where
San Jose, CA
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowSenior ASIC Design Engineer - DSP/Analog/SerDesCelero Communications, Inc. · San Jose, CA

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Celero Communications, Inc.'s own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

12.3% of postings close within 7 days. Measured by our own scanner across the market. Celero Communications, Inc. postings stay open a median of 34 days.

Share of postings closed within
  1. 2.1%1 day
  2. 4.5%3 days
  3. 12.3%7 days
  4. 19.3%14 days
  5. 35.6%30 days
  6. 57.8%60 days
This job: posted 4 days ago

Celero Communications, Inc. median: 34 days open

The posting

Senior ASIC Design Engineer

Celero Communications is an exciting and fast-growing semiconductor startup developing innovative technologies that power next-generation AI and data center infrastructure. Our products enable high-performance optical connectivity and next-generation optical transceivers and modems. Celero is seeking a highly skilled and motivated ASIC Design Engineer to join our team and contribute to the development of advanced ASICs for high-speed optical communication systems. The ideal candidate will have strong digital ASIC design expertise combined with hands-on experience in DSP, Analog, and/or SerDes technologies.

Duties & Responsibilities: • Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog. • Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs. • Work closely with Analog, SerDes, DSP, Architecture, Verification, Physical Design, and Systems teams to develop and integrate mixed-signal ASICs. • Participate in the design and development of high-speed data paths, signal processing blocks, control logic, and interfaces for optical communication systems. • Perform synthesis, timing analysis, lint, formal equivalence, Clock Domain Crossing (CDC), and related ASIC implementation and signoff activities. • Optimize designs for performance, power, and area (PPA). • Perform RTL simulation and debugging to ensure design functionality and performance. • Contribute to block-level and top-level integration, verification, and silicon bring-up. • Participate in architecture and design reviews and provide technical guidance to other engineers. • Collaborate with cross-functional teams to troubleshoot complex design and system-level issues. • Develop scripts and automation using Python, Tcl, or similar languages to improve design and verification efficiency. • Contribute to ASIC development from architecture and RTL through tapeout and silicon validation.

Required Qualifications: • Master’s or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical field. • 10+ years of experience in digital ASIC design, with demonstrated ownership of complex ASIC blocks or subsystems. • Strong proficiency in Verilog and/or SystemVerilog. • Strong understanding of digital design principles, RTL design, and ASIC development methodologies. • Hands-on experience with ASIC design flows and industry-standard EDA tools. • Strong knowledge of one or more of the following areas: - Digital Signal Processing (DSP) - High-speed SerDes - Analog/Mixed-Signal ICs - Digital communications - Optical communications • Experience working with DSP algorithms, data-path architectures, FEC, equalization, modulation/demodulation, or other high-speed communication technologies. • Understanding of SerDes architectures and high-speed interfaces, including TX/RX datapaths, equalization, clocking, and related mixed-signal interfaces. • Experience collaborating with Analog and Mixed-Signal design teams and understanding the interaction between digital, analog, and SerDes blocks. • Experience with synthesis, static timing analysis, Lint, CDC, formal verification, and RTL simulation. • Familiarity with verification methodologies such as UVM and/or formal verification. • Knowledge of low-power design techniques and PPA optimization. • Strong analytical and problem-solving skills. • Excellent communication and teamwork skills with the ability to work effectively in a fast-paced startup environment.

Preferred Qualifications • Experience designing ASICs for optical communications, optical transceivers, coherent communications, or high-speed networking. • Experience with coherent DSP, FEC, modulation schemes, equalization, or high-speed data recovery. • Experience with SerDes architectures, including TX/RX, CDR, PLLs, CTLE, DFE, ADC/DAC interfaces, or related high-speed mixed-signal circuitry. • Experience working with advanced semiconductor process technologies. • Experience taking ASICs from architecture/RTL through synthesis, physical implementation, tapeout, and silicon bring-up. • Experience with MATLAB, Python, Tcl, or other modeling and automation tools. • Understanding of optical communication standards and high-speed networking protocols. • Experience working in a startup or fast-paced semiconductor development environment.

Why Join Celero? At Celero, you will have the opportunity to work on challenging, high-performance semiconductor technologies at the intersection of AI infrastructure, optical communications, DSP, SerDes, and mixed-signal design. You will work closely with experienced engineers across multiple disciplines and have the opportunity to make significant contributions to products from architecture through silicon.

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Celero Communications, Inc.'s own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on Celero Communications, Inc.'s form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    Celero Communications, Inc.'s answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.