Technical Program Manager, ASIC
Applying for this one?
We write the CV against this exact posting — its wording, its requirements — not a template with your name in it.
$25, one-time. No subscription.
The Meta Product Technical Program Management (TPM) community is pioneering technologies to bring people (and businesses) closer together at a global scale. Product TPMs work at the cross-section between technical execution and business strategy and are expected to partner closely with Engineering and Product teams. Being a TPM at Meta means driving impact by delivering measurable results across a wide range of areas. You'll be responsible for defining and guiding high-level goals and roadmaps, monitoring and communicating progress, and defining functional requirements for new products and features. It also means having a technical background in system architecture and cross-functional product delivery, understanding system architecture, and the experience to effectively collaborate across functions and organizations to deliver impact.
This role is for a Technical Program Manager with ASIC design and development experience. This Technical Program Manager will lead cross-functional and multi-site teams on delivering ASICs to enable Meta's Infrastructure Engineering organization, whose responsibilities include the growth, management and 24x7 upkeep of Meta's family of apps. This is a full-time position reporting to the Group Technical Program Manager.
Responsibilities
- Manage cross-functional infrastructure programs in a matrix organization covering a range of functional areas in Silicon Engineering, Platform Software, Hardware Systems, Sourcing & Operations and vendors
- Drive and manage ASIC development and their subsystems with vendors, from concept to production
- Provide hands-on program management during all phases of silicon and firmware development from concept, design, development, fabrication, validation, qualification and production release phases
- Engage with stakeholders to define product development roadmaps
- Drive program execution to deliver high quality ASIC solutions
- Drive internal process improvements across multiple teams and functions
- Work with the software, hardware, architecture teams to understand requirements and constraints
Minimum Qualifications
- BS degree in Computer Science, Computer / Electrical Engineering or other technical field
- 10+ years of experience in ASIC development
- 2+ years of experience in Program/Product Management or Engineering Management with proven leadership in delivering successful products
- Demonstrated experience to manage from technical details to big picture
- Experience in managing ASIC design flow (architecture, micro-architecture, RTL, Synthesis, functional verification, physical layout etc.)
- Experience in pre-silicon testing with Emulation, FPGA and post-silicon validation
- Proven stakeholder management skills, including relationship building and collaboration within a cross-functional team
- Experience leading cross-functional programs by defining milestones, coordinating across teams, and driving execution to delivery
Preferred Qualifications
- Hands-on RTL design experience with VHDL/Verilog/SystemVerilog and modern Design Verification methodologies
- Experience working with ODMs/vendors
- Familiarity with Machine Learning training or inference silicon and systems
- Demonstrated ongoing AI skill development (e.g., prompt/context engineering, agent orchestration) and staying current with emerging AI technologies
- Work experience in semiconductor start-ups
- Experience adhering to and implementing responsible, ethical AI practices (e.g., risk assessment, bias mitigation, quality and accuracy reviews)
- Experience with data center architecture and deployment
- Demonstrated ability to integrate AI tools to optimize/redesign workflows and drive measurable impact (e.g., efficiency gains, quality improvements)
- Familiar with semiconductor technology and manufacturing processes
US: $168,000/year to $234,000/year + bonus + equity
Seen 5 hours ago · Meta postings close after a median of 35 days.
Original posting on Meta's site ↗
Posting text belongs to the employer. Removal requests: contact us.
Nearby
Live postings like this one
Same employer first, then the same role elsewhere.
- 5h ago
- 5h ago
Competitive Intelligence Lead
Menlo Park, CA; Seattle, WA; Burlingame, CA; Washington, DC; Boston, MA; New York, NY; San Francisco, CA; Chicago, IL
5h ago- 5h ago
- 5h ago
- 18h ago
- 18h ago
- 1d ago
One job at a time
One posting. One CV. $25.
Pick the job you actually want and we write for it.