Skip to content
CV Rocket
Get started
How it worksThe enginePricingBlogContactSign in

Open nowPosted 34 hours ago

Physical Design and Verification Engineer

Neuralink81 open roles

Pay
$131,000 – $265,000 a year
Where
South San Francisco, California, United States
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowPhysical Design and Verification EngineerNeuralink · South San Francisco, California, United States

  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on Neuralink's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

13.6% of postings close within 7 days. Measured by our own scanner across the market. Neuralink postings stay open a median of 71 days.

Share of postings closed within
  1. 2.3%1 day
  2. 4.7%3 days
  3. 13.6%7 days
  4. 21.9%14 days
  5. 36.9%30 days
  6. 59.0%60 days
This job: posted 34 hours ago

Neuralink median: 71 days open

The posting

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

About the Role

We are seeking a Senior Physical Design Engineer to own block-to-full-chip implementation and signoff on advanced-node, multi-die 3DIC products. You will drive hierarchical physical design from RTL handoff through tapeout, and lead the multi-physics verification (thermal, mechanical/warpage, and IR/EM) that is unique to stacked-die and chiplet-based systems. This role sits at the intersection of traditional block-level signoff and the emerging discipline of 3D system-level closure.

Key Responsibilities

Hierarchical Physical Design

  • Define and execute the hierarchical partitioning strategy: block boundaries, feedthroughs, pin placement, and budgeting across levels of hierarchy.
  • Develop and maintain floorplans, power grids, and timing/physical budgets for large multi-block SoCs.
  • Own the interface between block owners and top-level integration, including abstract (ILM/ETM) generation, boundary timing, and hierarchical ECO propagation.
  • Manage die-to-die partitioning for 3D stacks – assign logic to tiers, plan hybrid-bond / µbump / TSV interfaces, and align inter-die floorplans.

Block-level Implementation & Signoff

  • Synthesis: Drive logic synthesis (constraints, DFT insertion, physical-aware synthesis), QoR analysis, and RTL-to-gate correlation.
  • Floorplanning: Macro placement, power planning, congestion and timing feasibility, and pin/port optimization.
  • Placement & Optimization: Standard-cell placement, timing-driven and congestion-driven optimization, useful-skew and multi-corner/multi-mode closure.
  • CTS: Clock tree synthesis and clock distribution (including inter-die clocking for 3D), skew/latency balancing, and OCV/AOCV/POCV-aware clock closure.
  • Routing: Detailed routing, DRC/LVS convergence, signal integrity (crosstalk) closure, and antenna/via optimization.
  • Signoff: Static timing analysis (STA) across all corners/modes, physical verification (DRC/LVS/DFM), EM/IR (static and dynamic), and formal netlist equivalence.

3DIC Multi-Physics Verification

  • Thermal: Build and run thermal models for stacked dies; analyze junction temperatures, hotspot coupling between tiers, and thermal-aware placement; feed thermal gradients back into timing and reliability signoff.
  • Mechanical: Perform warpage, stress, and CTE-mismatch analysis for stacked/bonded assemblies; validate bump/TSV/hybrid-bond mechanical integrity and assembly-induced reliability risks.
  • IR / Power Integrity: Static and dynamic IR-drop analysis across the 3D power delivery network, including inter-die PDN, TSV/bump resistance, decap strategy, and package-aware PI closure.
  • Correlate thermal, mechanical, and electrical effects such as thermal-induced timing derates and stress-induced device shifts into a coherent 3D signoff methodology.

Methodology & Collaboration

  • Develop, document, and automate PnR and signoff flows (scripting, regression, QoR tracking).
  • Partner with packaging, design, DFT, DV, and CAD teams to align die/package/system co-design.
  • Debug convergence issues and drive root-cause analysis across timing, physical, and multi-physics domains.

Required Qualifications

  • BS/MS in Electrical/Computer Engineering (or equivalent) with 5+ years of physical design experience; MS preferred.
  • Proven full-cycle RTL-to-GDSII experience on advanced nodes (7nm/5nm/4nm/3nm or comparable).
  • Hands-on hierarchical/top-level implementation on large (multi-million instance) designs.
  • Strong command of STA concepts (setup/hold, OCV/AOCV/POCV, MMMC) and physical verification signoff.
  • Proficiency with industry PnR and signoff tools (e.g., Cadence Innovus/Genus/Tempus/Voltus, Synopsys ICC2/Fusion Compiler/PrimeTime/StarRC, Siemens Calibre) and TCL scripting.

Preferred / Differentiating Qualifications

  • Direct experience with 3DIC / 2.5D / chiplet implementation: TSVs, µbumps, hybrid bonding, interposers.
  • Multi-physics analysis experience with tools such as Ansys RedHawk-SC, Cadence Voltus/Celsius/Integrity 3D-IC, or Synopsys 3DIC Compiler.
  • Familiarity with thermal-aware and stress-aware design closure and die/package co-analysis.
  • Python/scripting for flow automation and data analysis; experience with regression/QoR frameworks.
  • Knowledge of reliability signoff (EM, aging/self-heat, ESD) in a 3D context.

Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range:

$131,000—$265,000 USD

What We Offer:

Full-time employees are eligible for the following benefits listed below.

  • An opportunity to change the world and work with some of the smartest and most talented experts from different fields
  • Growth potential; we rapidly advance team members who have an outsized impact
  • Excellent medical, dental, and vision insurance through a PPO plan
  • Paid holidays
  • Commuter benefits
  • Meals provided
  • Equity (RSUs) *Temporary Employees & Interns excluded
  • 401(k) plan *Interns initially excluded until they work 1,000 hours
  • Parental leave *Temporary Employees & Interns excluded
  • Flexible time off *Temporary Employees & Interns excluded
From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against Neuralink's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.

  3. We apply on Neuralink's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.

  4. Every reply, sorted

    Neuralink's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.

  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

Get the CV for this job
By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.