Skip to content

Open nowPosted today

Principal DfT Engineer

nxp803 open roles

Where
Bangalore
Get the CV for this job

From $25 per CV, paid once. No subscription.

Your applicationOpen nowPrincipal DfT Engineernxp · Bangalore
  1. YouYes, apply to this one.

  2. CV RocketCV written for this posting.

  3. 25 readersRecruiter, hiring manager, skeptic. Round after round.

  4. CV RocketApplied on nxp's own form.

The reply lands in your private mailbox

3×more interviews than doing it yourself with ChatGPT.

The clock on this job

Early applications get read.

13.9% of postings close within 7 days. Measured by our own scanner across the market. nxp postings stay open a median of 19 days.

Share of postings closed within
  1. 2.2%1 day
  2. 4.7%3 days
  3. 13.9%7 days
  4. 22.4%14 days
  5. 38.1%30 days
  6. 59.0%60 days
This job: posted today

nxp median: 19 days open

The posting

Job Title: Design for Test (DfT) Principal Engineer – G4

Location: Bangalore

Role Summary

The Principal DfT Engineer is a senior technical expert responsible for the development, implementation and verification of advanced Design-for-Test solutions for complex SoCs and IPs. The role provides deep expertise across digital and Analog/Mixed-Signal (AMS) DfT, translating the DfT architecture and product requirements into robust, reusable and production-ready implementations.

The Principal DfT Engineer solves complex DfT challenges, drives methodology and automation improvements, supports silicon bring-up and diagnosis, and provides technical guidance and mentoring to other DfT engineers. The role works closely with DfT Architects, System Architects, digital and analog designers, Verification, Synthesis team, Physical Design, Product Engineering and Test Engineering.

Key Responsibilities

Advanced DfT Implementation

• Translate the DfT architecture and product requirements into detailed, implementable DfT solutions.

• Develop and implement scan, ATPG, test compression, MBIST, JTAG/IJTAG, boundary scan, and OCC solutions.

• Perform DfT insertion, verification, design-rule analysis, coverage analysis and optimization.

• Ensure that implemented solutions meet the agreed requirements for quality, coverage, test time, cost and schedule.

Analog/Mixed-Signal DfT

• Develop and implement DfT solutions for analog and mixed-signal IP and SoC functions.

• Work closely with analog designers and Product/Test Engineering to improve controllability, observability and diagnosability of analog functions.

• Develop test solutions for functions such as PLLs, ADCs/DACs, PHYs, sensors, analog front ends and high-speed interfaces.

• Develop and apply Analog BIST, Mixed-Signal BIST, loopback and on-chip measurement or monitoring techniques where appropriate.

• Optimize the balance between structural test, functional test, embedded test and ATE-based test.

• Support analog and mixed-signal characterization, diagnosis and test-cost reduction.

Verification & Silicon

• Drive DfT verification at RTL and gate level, including gate-level simulation.

• Generate, validate and optimize ATPG and iJTAG test patterns.

• Support pattern bring-up and debug on automated test equipment (ATE).

• Analyze silicon failures and support root-cause analysis and diagnosis.

• Improve test coverage, test time, diagnosis capability, manufacturing test efficiency and product quality.

• Support silicon bring-up, characterization and production ramp.

Methodology & Innovation

• Develop and deploy new DfT methodologies, flows and automation.

• Evaluate and introduce new digital and AMS DfT techniques where they improve quality, efficiency, coverage or test cost.

• Drive reuse and standardization of proven DfT solutions across projects.

• Contribute technical expertise to internal DfT methodology and innovation initiatives.

• Collaborate with EDA vendors on tool capabilities, issue resolution and flow improvements.

Technical Leadership & Competence Development

• Act as a technical reference and problem solver for complex digital and AMS DfT issues.

• Perform technical reviews and ensure implementation and verification quality.

• Coach and mentor DfT engineers and contribute to their technical development.

• Share expertise, lessons learned and best practices across projects and sites.

• Contribute to hiring, technical assessments and competence development.

• Collaborate effectively with DfT Architects while maintaining a clear focus on technical realization, methodology and execution.

Expected Impact for a G4 Principal Engineer

A G4 Principal DfT Engineer is expected to provide recognized technical expertise beyond an individual work package and to make a sustained contribution across projects and the DfT competence.

Is consulted for complex DfT implementation, verification, AMS testability and silicon-debug challenges.

Technically leads difficult assignments and delivers solutions for problems that may be ambiguous or not previously encountered.

Drives measurable improvements in DfT quality, coverage, efficiency, reuse, automation and test cost.

Introduces and industrializes advanced digital and AMS DfT solutions.

Raises the technical capability of the wider DfT team through mentoring, reviews and knowledge sharing.

Influences technical choices through expertise and evidence, while the DfT Architect retains ownership of the overall DfT strategy and architecture.

Qualifications

Education

• MSc or PhD in Electrical Engineering, Computer Engineering or a related discipline.

Experience

• Typically 12+ years of experience in semiconductor development, with substantial hands-on DfT experience.

• Proven experience as a senior DfT engineer, lead engineer or technical lead.

• Track record of delivering complex SoC or IP DfT solutions from implementation through production.

• Practical experience with silicon bring-up, diagnosis and manufacturing-test collaboration.

• Experience with Analog/Mixed-Signal DfT implementation or test development.

Technical Expertise

Strong knowledge of:

• Scan implementation and ATPG

• Test compression and coverage optimization

• IJTAG / IEEE 1687

• JTAG / IEEE 1149.x and boundary scan

• Memory BIST and repair

• Logic BIST

• On-chip clock control concepts

• Analog DfT and mixed-signal test

• Analog and Mixed-Signal BIST, loopback and embedded measurement techniques

• Fault modelling, coverage analysis and diagnosis

• Silicon debug and characterization

• Production test and ATE pattern bring-up

• RTL design and gate-level STA simulation

• Automotive quality requirements and production-readiness practices

• Modern EDA tools from Siemens EDA, Synopsys and Cadence

Leadership Competencies

• Deep technical problem solving

• Technical leadership and influencing

• Cross-functional collaboration

• Coaching and mentoring

• Continuous improvement and innovation

• Ownership and delivery focus

• Clear and effective communication

More information about NXP in India...

#LI-29f4

From $25, paid onceGet the CV for this job

What happens when you press

One press. We do the rest.

  1. A CV for this posting

    Written against nxp's own wording, from every piece of relevant proof in your profile.

  2. 25 readers review it

    Recruiter, hiring manager, skeptic and more read every draft, round after round. You get the best round.

    The review screen in CV Rocket: how each CV was read, round by round.
  3. We apply on nxp's form

    Our application engine gets through the hardest forms there are. Where a question needs you, AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

    An application in CV Rocket: every answer filled in on the employer's form.
  4. Every reply, sorted

    nxp's answer lands in your private mailbox, and we classify it on arrival: interview, question, rejection.

    The CV Rocket inbox: each employer reply classified as an interview, an action or a rejection.
  5. Reply with AI

    AI helps you write the email, checks it and sends it. We show you whether the recruiter read it.

  6. The interview in your calendar

    Full integration with your calendar. The invitation goes straight in.

    An interview invitation in the CV Rocket inbox, added to the candidate's calendar.
Get the CV for this job

From $25 per CV, paid once. No subscription.

Why it works

3×

more interviews than doing it yourself with ChatGPT.

ChatGPT writes a CV and never learns what happened to it. We see every reply. For each CV we know:

  • How it was written, and how the review scored it
  • When we applied, and how long after the posting went up
  • Which posting, which company, which city
  • Who got the interview, and who heard nothing

That is how we know which CVs get called.

Get the CV for this job

From $25 per CV, paid once. No subscription.

The numbers game

More applications. More interviews.

Every application goes out with its own CV, written for that posting and paid once. Send enough of them and the law of large numbers finds you the job.

By hand5–10
With CV Rocket100
applications a day

Nearby

Live postings like this one

Same employer first, then the same role elsewhere.

Before you press

Straight answers

Get the CV for this job

From $25 per CV, paid once. No subscription.

What if my background isn't good enough?

We make the most of the background you have. The CV uses every piece of relevant proof your profile holds, and one of the 25 readers reads your whole profile and flags what the CV left out.

Do you really apply for me?

Yes, on the employer's own form, the hardest ones included. Where a question needs you, you answer it right there and AI suggests the best answer. Don't want us applying from our IP addresses? Use our Chrome extension: we apply straight from your own browser.

Is it a subscription?

No. You pay once per CV, from $25. Every application goes out with its own CV, written for that posting.

One job. One CV.
Paid once.

Pick the posting you want. We write for it, apply for you and catch the reply.

Get the CV for this job

From $25 per CV, paid once. No subscription.